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1. Introduction 
The mass pl'oductioll of digital equipment requires the automatization 
of the development and design processes. In this paper a logical design method 
is described for the computer-aided realization of the control units in logical 
systems. The control function is supposed to be concentrated in one or more 
blocks in the system. The design method described is based on the flow chart 
of the control function as the initial characterization of the problem to be 
solved. The concentration of the control function into control units is a result 
of functional decomposition which is easy to build up, taking into consideration 
the verbal description of the system to be designed. The system having been 
decomposed into control units and into blocks of internal tasks, the flow 
chart of the control must describe the internal control signal changes in 
addition to the external ones. 
The design method described in the paper produces the realization 
of the control blocks in fix structures determined in advance. 
2. Structure of the Control Units 
The proposed structure is based on the requirements of the computer-
aided method and on the phase-register method described in the reference [1]. 
The proposed structure is shown in Figure 1 and the denotations are as 
follo'ws: 
The model is denoted by 
VE = [X,Z,F,V,fz,Jj,jv,jcl, 
where X: Xl,X2 • •• xa is the set of the input combinations, 
Z : Zl,Z2 • •• zb the set of the output combinations, 
x, 
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V : V 1,V2 • •• VC the set of the internal variables, 
Jj : XxFx V - F the mapping producing the next phase-state, 
fv: XxFx V -+ V the mapping producing the nex'"! internal variable states 
fz: XxFx V - Z the mapping producing the output combination 
fc: XxFx V ..... CLy the mapping producing the clock-signal for the phase-
register. 
One of the possibilities of realizing the model in Figure I is the use 
of two clock signals denoted by CLI and CL2, respectively. The input flip-flops 
are triggered by clocks CLI, and CL2 the internal and output flip-flops. 
The mapping!c is represented by a clock-inhibitor block, which is convenient 
for the realization of the phase register. This solution ensures that the clock 
signal is transmitted to the phase register only when a phase-state change 
is desirable. (Figure 2.) 
3. Flow Chart of the Control Unit 
The flow chart of the control function can be constructed on the basis 
of the flow chart and the block structure of the system to be designed. The 
flow chart consists of instruction-sequences. The follov,ing flow chart instruc-
tions can be defined: 
1. Set or reset the output flip-flop Zm or the internal flip-flop Vi' 
2. Conditional jump depending on the value of the input variable Xj 
or of the internal variable Vi' 
"} 
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3. Wait or continue depending on the value of the input variable Xi' 
4. Wait or continue depending on the time (Delay instruction). 
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Fig. 2 
4. Procedure for Reducing the Phase-States 
A phase-state reducing procedure can be built up in the following steps: 
1. Forming the directed graph of the given flow-chart. 
2. Appointing the possible through-pass ways belonging to every node 
of the directed graph. 
3. Constructing the flow charts corresponding to the through-pass 
ways; appointing the possible ranges of the phase-state transitions. 
4. Calculating the solution with the minimum number of phase-states. 
5. Constructing the transition table. 
For the easy handling of the flow chart, a directed graph representation 
appears to be useful. The directed graph of a flow-chal't is a graph, the nodes 
of which represent the conditional jump instruction and the instructions 
following the junction points of two or more flow-chart branches. A directed 
branch leads from the node q,( to the node qz, if there exists a branch in tha 
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flow chart from the instruction corresponding to qk to the instruction corre-
sponding to qj. 
The properties of the directed graph-nodes of a flow chart are summa-
rized in Figure 3. 
It can be seen that one or two branches go further from every node of 
the directed graphs. 
The through-pass way corresponding to the node qi of a directed graph 
is a sequence of branches denoted by 
hi···· .hm , hn ·••• .hn 
where h may represent h or h. 
This sequence starts with the branch hi and ends "with a branch leading 
to qi' The branch hm leads to the node qm' (The through-pass ",ray may consist 
of only one branch.) 
Suppose that the initial state of a flow chart corresponds to the node 
qi of the directed graph. For appointing the phase-states, the through-pass 
ways belonging to qi are to be determined. _All possible through-pass ways 
must be taken into consideration, if the directed graph does not contain 
any circles. If the directed graph does contain a circle, then only the through-
pass ways will be important that have no redundant parts. This means that 
among the through-pass ways there must not be any similar partial ways 
next to each other. For example: 
The through-pass ways can be determined by step-by-step reduction 
of the directed graph. The rules of reducing the nodes are shown in Figure 4. 
(During reduction the properties of the nodes may change as compared 'with 
Figure 3.) 
a node belonging 
to a corditiona! 
instruction 
nodes belonging to 
conditona! unconditional 
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junction point of the flow chart 
Fig. 3 
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Knowing the through-pass ways of the directed graph, partial flow 
charts can be derived. A partial flow chart corresponds to one of the irredundant 
through-pass ways from an initial state and back to it. The partial flow charts 
have no branching because the conditional jump instructions (except the 
wait instruction) are represented only by one of their branches. 
The partial flow charts can be constructed in two steps: 
Deriving the flow chart parts corresponding to the branches of the 
directed graph 
Assemhling the flo'w chart parts corresponding to the branch-
sequences of the through-pass ways. 
After having constructed the partial flow charts. separating rules are 
to be applied on them to appoint the ranges of the phase-state transitions. 
The separating rules detailed belo'w suppose the realization described in 
ChapteT I and one of their aims is to ensure a systematic design method. 
4.1. Separating Rules 
Rule 1. The delay instruction can be realized by a phase-state transition 
(or transitions) placed before the instruction. In the case of synchronous 
realization there is a fixed minimum delay between the execution times of 
the instructions of two successive phase-states. The fixed minimum delay 
time depends only on the frequency of the clock signal. 
Rule 2. Two points of a partial flow chart must be separated by a phase-
state transition, if 
- they are defined by a conditional jump instruction of an internal 
variable Vi and by a wait instruction of an input variable x j , and 
- the instruction sequence 
between them contains an instruction changing the variable Vi' and 
- there exists no such partial flow chart, in which 
would hold for the instruction sequence between the conditional instructions 
of Vi and xj' 
This rule is illustrated in Figure 5. Separating the phase-states in this 
way, any erroneous operation of the system can be prevented. Suppose that 
the flow chart part shown in Figure 5 is realized in one-phase-state, and 
Vi = I and Xj = O. The clock CL2 triggers Zk = 1 and Vj = O. If Xj is not 
changed by the next pulse of CLl, then no phase-state transition occurs. 
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The next CL2 would be z/ = 1. Obviously, this operation does not correspond 
to the flow chart. 
This error can be avoided by establishing a phase-state transition 
between the conditional jump instructions corresponding to the variables 
Vi and Xj' Suppose that the initial conditions are the same as have been before: 
Xj = 0; Vi = 1. The phase-state transition is caused by the pulse CL2 arriving 
in he first phase-state. In the new phase-state - according to the flow 
chart - no signal-change dependent on Vi can occur, thus z/ ,yili remain O. 
Rule 3. Two points of a partial flow chart must be separated by a phase-
state transition if 
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they are defined by a conditional jump instruction of an input 
variable Xi and by a wait instruction of another input variable Xj and 
the instruction sequence Su changes an output variable Zm' which 
causes Xi to change in an asynchronous wayI, and 
- there exists no such partial flow chart, in which 
would hold for the instruction sequence between the conditional instructions 
of Xi and x j • 
This rule is illustrated by the flow chart shown in Figure 6 and the 
necessity of the phase-state separation can be explained in the same way 
as in Rule 2. 
1 The input variable Xi can change immediately after Zm has changed, and it is under 
the influence of the line delays only. This situation will be denoted by Zm(Xi)' 
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Rule 4. Two points of a partial flow chart must be separated by a phase-
state transition, if they are defined by a set or reset instruction of an internal 
variable Vi and by a conditional instruction depending on the internal variable 
Vi (Figure 7). 
For the sake of the correct operation, the value of the internal variable 
Vi must be ensured to be correct (as it is defined by the flow chart) while 
being scanned. 
Rule 5. Two points of a partial flow chart must be separated by a 
phase-state transition if they are defined by a set and a reset (or a reset and 
a set) instruction of an output variable Zz or of an internal variable Vi' It is 
not necessary to separate the instructions Zz t a) and Zz t (t) if in the instruction 
sequence between them contains a wait instruction of Xj' such as 
which means that the execution of the set and reset instruction depends 
on the ...-alue of Xj' 
The separation is necessary for constructing the Boolean functions 
corresponding to the mapping fj. If zz(x j ) t ({) does not hold, then in the case 
of a realization -with J - K flip flops 
Jzz = F i • fj 
K zz = Fi . fk 'vill be satisfied, where 
Fi = denotes the variable representing the i-th phase-state 
jj = and fk are terms determined by the partial flow chart. 
It can be seen that, following from the properties of the partial flow 
chart, fj # fk' 
The consequence of this is that the clock pulse CL2 -will change the 
value of Zz and the network 'vill get into the next phase-state. 
Rule 6. Two points of a partial flow chart must be separated by a phase-
state transition if they are defined by wait instructions corresponding to 
different values of an input variable Xi' If this separation turns out to be 
the only one in the partial flow chart, then it need not be done. 
The Boolean functions of ft are easily constructed with the separation, 
because it cannot occur that both Xj = 1 and Xj = 0 would be conditions 
of getting further along the flow chart in the same phase-state. 
Rule 7. A phase-state transition is to be established at the beginning 
of the flow chart in order to ensure the transition into the initial phase-state. 
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Before constructing the partial flo'w charts, each instruction of the flow 
chart must be provided with an index, in order to identify the exact places 
of the instruction sequences resulting from the application of the above rules. 
4.2. The Reducing Procedure 
Applying the separation rules, each partial flow chart can be divided 
into instruction sequences. Let NI' N 2' •••. denote the set of the instruction 
sequences belonging to all of the partial flow charts separated according 
to the rules described above. (The instruction sequences may overlap each 
other.) The minimal number of the phase-states required for proper operation 
can be obtained if an instruction set is found which contains the fewest 
possible instructions and these instructions distinguish the instruction sequen-
ces NI' N 2 • •••• Nk at least once. The calculation of this minimal instruction set 
can be made by the covering method after reduction1 of the set NI' N 2' 
.... N k • The instructions of the reduced set are considered to be variables of 
the covering function written in sum-of-products form. Each product re-
presents an instruction set as a solution of the problem. The minimal solu-
tions can be obtained from the products consisting of the fe-west variables. 
Each of the minimal solutions is suitable for the decision about the exact 
places of the phase-state transitions, and a transition table can be dra"wn 
up, which is a useful tool for the phase-state assignment methods. 
5. A Shift-Register Assignment of the Phase-States 
The shift-register is one of the possihle logical networks for the realization 
of the phase-states in the structure shown in Figure 1. If the phase-state 
transitions allow a shift-register realization, then the state assignment 'will 
have to meet the following requirements: 
- For the number of the state variahles p = flog2 fJ must hold, where 
f denotes the number of the phase-states, 
A one-to-one correspondence must be ensured, 
- In the case of hinary shift-registers, the flip-flops must have a 
minimal number of control inputs. 
The design method developed for the state assignment selects the 
minimal partial solution from the set of the shift-register partitions of minimal 
length. The method summarized in this paper is based on NICHOL'S algo-
rythm [2], but a ne'w procedure is proposed requiring less calculation to 
determine the shift-register partitions. 
1 The basis of the reduction is that Ni can be neglected if "'vi::: j\;i' 
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Based on the transition table, the decomposition tree [3] 
or 
can be constructed, where 
Po denotes the {O} trivial partition; 
{I}: the tri"ial partition; 
the meaning of 0 P is given by the follo-wing definition: 
If P = {bl; b2; • ••• • br } is an internal state partition and ob is the union 
of all successors of the states of b, then oP is that partition obtained from 
{obl ; ob 2 •••••• obr } by identifying any blocks ob i and obj that are chain-
connected [3] 
Oip means the i-times application of the operator 0 on the partition P. 
The shift-register partitions of different length can be calculated by 
means of the composition tree: 
where 
i 
pi+1 - £1 O-i(OiP ) m - 0 bm 
j=O 
( oi P oh is a binary partition formed from (Oi P 0); 
i = 1,2 ...... n denotes the level of the composition tree [3]; 
m is the index of the two-block partitions obtainable from the partitions 
on a given level of the composition tree; 
# (OiPo) denotes the number of the blocks of the partition Oipo; 
the meaning of b-IP is given by the following definition: 
If P = {bl ; b2 ; • •••• br } is an internal state partition and 0 -1 P is the 
union of all predecessors of the states of b, then O-IP is that partition obtained 
from {b- 1b, c)- lb2 ••••• b-1br } by identifying any hlocks o-lb j and o-lbj 
that are row-connected [3] 
b _i P means the i-times applications of the operator 0 -ion the par-
tition P. 
The set of the shift-register partitions of minimal length [2] (I > 2) 
can be selected from the set of the partitions calculated in the ahove way. 
The basis of selection is that P: ,vill be neglectable if P j < Pi [2]. 
Suppose that the partition prft +1 is one of the partitions of a minimal 
solution [2]. The phase-state assignment can he derived from the hinary 
partitions 
The follo,ving requirements must he satisfied in the assignment: 
- The values of the state variable Yj must he similar in the states 
belonging to the same block of the partition 0 -j( Oi P o)om' 
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I . . I If the block Sj of the partition (j-l((jIPohm and the block Sj+l of 
the partition (j-(i+l)(biPohm lead into each other, then the values of the 
state variable Yj must be the same in the states belonging to S~ as the values 
of the state variable Yj+1 in the states belonging to S~+l' 
The result of the phase-state assignment procedure can be summarized 
in the encoded transition table. 
6. Determination of the Control Fnnctions 
The control functions realizing the mappings iz, it>' Jj and fc can be 
constructed systematically with the use of the partial flow charts as follows: 
a) One of the terms of the control functions belonging to a phase-state 
is easily constructed from the partial flow chart provided with the phase-
transition points. The variables of a term (belonging to the control functions 
of an output variable Zm or an internal variable vi) are: 
- the input and internal variables occurring in conditional jump and 
wait instructions between the beginning of the phase-state and the instruction, 
the control term of which is being constructed (Figure 8), 
- the variables representing the phase-state in which the term is 
being constructed. 
The terms of the same control inputs occurring in several phase-states 
must be summarized logically. 
b) The control function of the flip-flops realizing the phase-states are 
derivable from the functions };_ j and from the transition table. 
JZo= I(xo 'vo 
KZb = fj • xo' vo' Xb' Xc 
Fig.:a 
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- The functions h- j represent the conditions of the transition from 
the phase-state h to the phase-state h. The functions h- j can be constructed 
in the same way as described in a). In this case the determination of a term 
begins at the i-th and ends the j-th phase-state (Figure 8). 
c) The clock signal of the phase-register is 
CLy =fe . CL 
The enable-control function fe is generated by the logical sum of all 
functions h- j: 
f I fe= ~fi-j: 
i J j=l ! i¥4 
where 
f is the number of the phase-states, 
h- j = 0, if there is no transition from the i-th to the j-th phase-state. 
The control functions constructed by the method described above have 
not necessarily the simplest form; they are two-level Boolean functions and 
one of the well-known methods can be applied for simplification. 
The design procedures outlined in this paper have been realized by 
a program package for the computer ODRA 1204. 
Summary 
The paper outlines a new computer-aided logical design method for the realization 
of the control functions in arbitrary digital equipment. The method is based on the flow 
chart of the control unit presumed to be concentrated and to be described by flow chart. 
A systematic procedure is presented for appointing the phase-state transitions and for 
reducing the phase-states in a phase-register realization. The design procedures consider 
the flow chart as the description of the control function to be realized and suppose the control 
block to have a fixed structure. After phase-state reduction the method is suitable for devel-
oping several phase-state assignment procedures. As an example for the assignment a modifi-
cation of NICHOL'S algorythm for shift-register realizations is proposed. 
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